北京上海成都西安基于ARM9的SoC芯片设计培训班成都常州济南长沙武汉重庆哪家好哪里有

上课地点：【上海】：同济大学(沪西)/新城金郡商务楼(11号线白银路站) 【深圳分部】：电影大厦(地铁一号线大剧院站)/深圳大学成教院【北京分部】：北京中山学院/福鑫大楼【南京分部】：金港大厦(和燕路) 【武汉分部】：佳源大厦（高新二路）【成都分部】：领馆区1号（中和大道）【沈阳分部】：沈阳理工大学/六宅臻品【郑州分部】：郑州大学/锦华大厦【石家庄分部】：河北科技大学/瑞景大厦【广州分部】：广粮大厦【西安分部】：协同大厦
最近开课时间(周末班/连续班/晚班）： ARM9 SOC设计培训班：即将开课，详情请咨询客服！

实.验.设.备

　    ☆资深工程师授课


        ☆注重质量
        ☆边讲边练
        ☆合格学员免费推荐工作

        ☆合格学员免费颁发相关工程师等资格证书，提升您的职业资质

        专注高端培训15年，曙海提供的证书得到本行业的广泛认可，学员的能力
        得到大家的认同，受到用人单位的广泛赞誉。

        ★实.验.设.备请点击这儿查看★

最.新.优.惠

◆在读学生，可优惠。

质.量.保.障

        1、免费重修；
        2、课程结束后,授课老师留联系方式,保障培训效果,免费技术支持。
        3、推荐机会。

　　　　　 基于ARM9的SoC芯片设计培训班

基于ARM9的SoC芯片设计

课程内容涵盖了SoC设计的最新技术动向、ARM9系列处理器介绍和系统集成法，以及SoC设计中系统级设计问题的探讨等。

具体内容如下：

○ Designing for the always-on generation
○ ARM Architecutre Update
○ ARM9 Family Processor Core介绍
○ 电子系统级设计介绍
- Integration of ARM926EJ into designs
- Debug and Trace
- ARM PrimeCell design flow
- Overview of PrimeCells
- Production Testing
Designing with AMBA 2.0 Bus
- AMBA & AMBA Design Kit Overview
- Multi-layer AMBA
○ ARM的DSP处理器技术：OptimoDE
○ 系统硬件验证平台及软件开发
ARM926EJ Foundry Design Model
- IP Licensing
- ARM Foundry Program
- Business Model & Benefits
- Supported Foundries & Products
- Summary
○ SoC Design Methodology

ARM926EJ Prime Starter Kit
- PrimeXsys Platform Design
- Partner design examples
- Architecture
- Verification
- Development Tools
- RealView Versatile Platform

Introduction of “Garfield” Processor

● The Target Application of “Garfield”
● The challenges in the design
● Overview of the “Garfield” processor Architecture
● Road Map for the incoming design
● The Architecture design of “Garfield”
● AMBA On chip Bus
● MP3 software/hardware co design
● MMA Armulator modeling and design

“Garfield ” Memory System

● Memory System Performance Analysis
● SDRAM controller performance optimization
● Embedded SRAM based program performance and Power optimization

Specman based Function verification of “Garfield ”

● Verification plan of Garfield
● EVC based AHB modules verification
● Coverage analysis

Power analysis and optimization of “Garfield”

● Power estimation
● System level low power design
● Clock gating low power design and integrated clock gating cell for timing optimization
● SDRAM power model and analysis

“Garfield” Based PDA prototype design

● The hardware system of the PDA prototype
● uCLinux porting and optimization
● MiniGUI porting and optimization